

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO		
10/656,326 09/08/2003		Hiroaki Himi	01-463	9204		
23400	7590 12/28/200		EXAMINER			
POSZ & BETHARDS, PLC			NGUYEN, CU	NGUYEN, CUONG QUANG		
SUITE 10	R BACON DRIVE		ART UNIT	PAPER NUMBER		
RESTON, V	A 20190	2811				

DATE MAILED: 12/28/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicatio	n No.	Applicant(s)				
		10/656,32	6	HIMI ET AL.				
	Office Action Summary	Examiner		Art Unit				
		Cuong Q. I		2811				
Period fo	The MAILING DATE of this communication a or Reply	ppears on the	cover sheet with the c	orrespondence add	iress			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by static reply received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no eve eply within the statu od will apply and wil ute, cause the appli	nt, however, may a reply be tim tory minimum of thirty (30) day: expire SIX (6) MONTHS from cation to become ABANDONE	nely filed s will be considered timely, the mailing date of this con D (35 U.S.C. § 133).				
Status								
1)	Responsive to communication(s) filed on							
2a)								
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
5)								
Applicat	ion Papers		,					
9)[The specification is objected to by the Exami	ner.						
10)	10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
	Applicant may not request that any objection to the	he drawing(s) b	e held in abeyance. See	e 37 CFR 1.85(a).				
11)	Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the							
Priority (under 35 U.S.C. § 119							
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bures See the attached detailed Office action for a life	ents have bee ents have bee riority docume eau (PCT Rule	n received. n received in Applicati nts have been receive e 17.2(a)).	on No ed in this National s	Stage			
	ce of References Cited (PTO-892)		4) Interview Summary Paper No(s)/Mail D					
3) Infor	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 er No(s)/Mail Date	08)	5) Notice of Informal F 6) Other:		-152)			

DETAILED ACTION

Election/Restriction

1. Applicant's election without traverse of Embodiment I, claims 14-22, 24-34, and 37 is acknowledged.

Specification

2. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Objections

3. Claim 14-22 and 24-25 are objected to because of the following informalities: the term "the trench" in lin 8 of claim 1 should be changed to "a trench structure" and the term "the trench" in claim 17 should be changed to "the trench structure". Appropriate correction is required.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Application/Control Number: 10/656,326

Art Unit: 2811

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 14, 15, 20, 21, 25, 26, 27, 32, 33, 37are rejected under 35 U.S.C. 102(e) as being anticipated by Ishio et al. (US 6,653,702).

Regarding claims 14, 15, Ishio et al. discloses a method for manufacturing a semiconductor device that includes a semiconductor component (5) formed on a silicon on insulator substrate, comprising: forming a diffusion structure (11) larger than the semiconductor component in a region of the substrate in which the semiconductor component is formed; separating a part of the diffusion structure from a surrounding area thereof by trenches (14) to form the semiconductor component along with defining a size of the semiconductor component; and connecting a metallization pattern (19) to the semiconductor component. See Fig.1 and Fig.2A to Fig.2B.

Regarding claims 20-21, as shown in Ishio et al.'s Fig.1, wherein the semiconductor device (a bipolar transistor) formed in separating step is an analog component for processing an analog signal. See Ishio et al.'s col.3 lines 50-56.

Regarding claims 25, 26, 27, 32, 33, 37, as shown in Ishio et al.'s Fig.1, the semiconductor device is a hybrid IC including BJT (5) and MOSFET (6).

Claims 14, 15, 18, 19, 22, 24, 30, 31, 34, 36, are rejected under 35 U.S.C. 102(b) as being anticipated by Koyama et al. (US 2001/0032990).

Application/Control Number: 10/656,326

Art Unit: 2811

Regarding claims 14, 15, Koyama et al. discloses a method for manufacturing a semiconductor device that includes semiconductor components (LDMOS device 3, 4) formed on a silicon on insulator substrate, comprising: forming a diffusion structure larger than the semiconductor component in a region of the substrate in which the semiconductor component is formed; separating a part of the diffusion structure from a surrounding area thereof by a trench structure to form the semiconductor component along with defining a size of the semiconductor component; and connecting a metallization pattern to the semiconductor component. See Fig.1 and Fig.3.

Regarding claim 18, 19, 30, 31, as shown in Koyama et al.'s Fig.2 and [0030] at right column of page 2, the diffusion structure is formed including a repeated pattern of rectangular shape in the region.

Regarding claims 22, 24, 34, 36, Koyama et al. teaches that the semiconductor device (LDMOS device) formed in separated step is a power component for controlling power supply. See [0019] at right column of page 1.

Claims 14, 17, 25, 26, 27, 29, 32, 33, 37 are rejected under 35 U.S.C. 102(b) as being anticipated by Yamazaki (US 5,306,940).

Yamazaki discloses a method for manufacturing a semiconductor device that includes semiconductor components (BJT and MOSFET devices) formed on a substrate, comprising: forming a diffusion structure (103) larger than the semiconductor component in a region of the substrate in which the semiconductor component is formed; separating a part of the diffusion structure from a surrounding area thereof by a trench structure

(112) filling with borophosphosilicate glass (BPSG 115C) (col.10 lines 64-68) to form the semiconductor component along with defining a size of the semiconductor component; and connecting a metallization pattern (131) to the semiconductor component. See Fig.8A to Fig.8H.

Page 5

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 16 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ishio et al. and Koyama et al.

Ishio et al. And Koyama et al. do not explicitly teach that a semiconductor layer on an insulating layer is equal to or less than five microns as claimed because the thickness of the semiconductor layer would have been determinable by one of ordinary skill in the art through no more than routine experimentation and optimization. See In re Aller, 220 F.2d 454, 456, 105 USPQ 233, 235 (CCPA 1955). It would have been obvious to one of ordinary skill in the art to form the semiconductor layer as thin as claimed in order to reduce the size of the semiconductor device.

Application/Control Number: 10/656,326

Art Unit: 2811

Conclusion

Page 6

- Papers related to this application may be submitted to Technology center (TC) 2800 by facsimile transmission. Papers should be faxed to TC 2800 via the TC 2800 Fax center located in Crystal Plaza 4, room 4-C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Group 2811 Fax Center number is (703) 872-9306. The Group 2811 Fax Center is to be used only for papers related to Group 2811 applications.
- 7. Any inquiry concerning this communication or any earlier communication from the Examiner should be directed to CUONG Q NGUYEN whose telephone number is (571) 272-1661. The Examiner is in the Office generally between the hours of 6:30 AM to 5:00 PM (Eastern Standard Time) Monday through Thursday.
- 8. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor Eddie Lee who can be reached on (571) 272-1732.
- 9. Any inquiry of a general nature or relating to the status of this application should be directed to the Technology Center Receptionists whose telephone number is 308-0956.

Art Unit: 2811

Cuong Nguyen

Primary examiner

12/22/04